| Title |
Design and Implementation of the Dual-Mode Type Reliable PLC Modem Chip |
| Authors |
이원태(Lee, Won-Tae) ; 최성수(Choi, Sung-Soo) ; 윤성하(Yun, Sung-Ha) ; 이영철(Rhee, Young-Chul) |
| Keywords |
PLC modem ; Dual mode type ; Chirp spread spectrum ; Zero crossing point |
| Abstract |
This paper represents a dual-mode type transmission technique for a high reliable narrow-band power line communication(PLC) modem, and its design and implementation of a system-on-chip(SoC). The proposed transmission technique is based on a Chirp modulation for the purpose of overcoming time variations of power line channel environments in the narrow-bandwidth of the frequency range of 95-145.5 kHz. The designed modem is fabricated utilizing a mixed 0.18 μm CMOS technology. Especially, according to the power line channel environments the data transmission rate can be selectively changed into 2.5 kbps and 480 bps. The total hardware complexity of the implemented chip is about 50,000 gates, the power consumption is about 26mW, and the operating frequency is up to 5.12 MHz. |