| Title |
Feed forward Differential Architecture of Analog Parallel Processing Circuits for Analog PRML Decoder |
| Authors |
마헤스워 샤퍄라(Sah, Maheshwar Pd.) ; 양창주(Yang, Chang-Ju) ; 김형석(Kim, Hyong-Suk) |
| Keywords |
PRML ; Analog parallel processing ; Feed forward ; Trellis processing |
| Abstract |
A feed forward differential architecture of analog PRML decoder is investigated to implement on analog parallel processing circuits. The conventional PRML decoder performs the trellis processing with the implementation of single stage in digital and its repeated use. The analog parallel processing-based PRML comes from the idea that the decoding of PRML is done mainly with the information of the first several number of stages. Shortening the trellis processing stages but implementing it with analog parallel circuits, several benefits including higher speed, no memory requirement and no A/D converter requirement are obtained. Most of the conventional analog parallel processing-based PRML decoders are differential architecture with the feedback of the previous decoded data. The architecture used in this paper is without feedback, where error metric accumulation is allowed to start from all the states of the decoding stage, which enables to be decoded without feedback. The circuit of the proposed architecture is simpler than that of the conventional analog parallel processing structure with the similar decoding performance. Characteristics of the feed forward differential architecture are investigated through various simulation studies. |