L. Wang, W. Wang, R. J. E. Hueting, G. Rietveld, and J. A. Ferreira, “Review of Topside Interconnections for Wide Bandgap Power Semiconductor Packaging,” in IEEE Transactions on Power Electronics, vol. 38, no. 1, pp. 472-490, 2023.

Saito, W. “Power device trends for high-power density operation of power electronics system,” Japanese Journal of Applied Physics, 53, 2014.

S. G. Patil, B. Pavithra and M. M. Nayak, “Characterization and analysis of Transistor Outline TO-254 package for power device applications,” 2016 3rd International Conference on Emerging Electronics (ICEE), pp. 1-5, 2016.

A. Rezvani, A. Shah, M. Mayer, Y. Zhou, and J.T. Moon, “Role of impact ultrasound on bond strength and Al pad splash in Cu wire bonding,” Microelectronics Reliability, vol. 53, no. 7, pp. 1002-1008, 2013.

L. Karanja, P. Pichon, J. Brandelero, and M. Legros, “Effect of post bonding annealing on the reliability of Al based wire bondings in IGBTs,” Microelectronics Reliability, Volume 138, 114647, 2022.

Durand, C., Klingler, M., Coutellier, D., and Naceur, H. “Power Cycling Reliability of Power Module: A Survey,” IEEE Transactions on Device and Materials Reliability, vol. 16, no. 1, pp. 80–97, 2016.

Liu, K., Yang, J., Luo, J., Wang, L., Huang, Q., and Chen, F., “The characterization and application of chip topside bonding materials for power modules packaging: a review,” Journal of Physics: Conference Series, vol. 1605, no. 1, 2020.

Z. Li, H. Chen, H. Fan and J. Yang, “Optimization of Epoxy Molding Compound to Enhance the Solder Joints Robustness during Thermal Cycling for A Clip Bond Power Package,” 21st International Conference on Electronic Packaging Technology (ICEPT), pp. 1-4, 2020.

Liu, L., Jiang, W., Liu, Q., Lin, W., Miao, X., and Shi, L. “Investigation on Copper Clip Bonding Structure for Power Package,” 2018 19th International Conference on Electronic Packaging Technology (ICEPT), 2018.

Y. Zhu, H. Chen, K. Xue, M. Li, and J. Wu, “Thermal and reliability analysis of clip bonding package using high thermal conductivity adhesive,” 2013 IEEE 15th Electronics Packaging Technology Conference (EPTC 2013), Singapore, pp. 259-263, 2013.

S. H. Ham., “Thermal modeling and analysis of single phase LSPM,” The Transactions of the Korean Institute of Electrical Engineers, vol. 64, no. 3, pp. 411-416. 2015.

Electronic Industries Association, Integrated Circuit Thermal Measurement Method – Electrical Test Method, EIA / JEDEC Standard, JESD 51-1, 1995, www.jedec.org.

D. Schweitzer, “The junction-to-case thermal resistance: A boundary condition dependent thermal metric,” 2010 26th Annual IEEE Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM), pp. 151-156, 2010.